Separation by plasma implantation of oxygen (SPIMOX) is a low-cost, high-throughput process for fabricating Silicon on Insulator (SOI) substrates. MOSFETs are fabricated on SPIMOX substrates and their characteristics are reported for the first time. The transistor characteristics and effective electron mobility of the silicon layer are compared to that in commercial Separation by implantation of oxygen (SIMOX) wafers. The effect of the back gate on the channel, which is unique to SOI, is observed. The gate oxides and surface roughness of SPIMOX wafers are also studied.
Introduction
Due to the potential advantages of silicon-on-insulator (SOI) devices in future CMOS scaling, low-cost and highthroughput methods for SO1 wafer fabrication are desirable. Smart Cut' " and low-dose separation by implantation of oxygen (SIMOX) are two SO1 fabrication processes that have been developed to address these needs. Separation by plasma implantation of oxygen (SPIMOX) is yet another potentially economical and high throughput SO1 wafer fabrication process.
dose : 1 x lo1* cm-2 The SPIMOX process is a modified SIMOX process where the high dose of oxygen for the buried oxide (BOX) is
implanted by plasma immersion ion implantation (PIII) (Fig. 1) .
I o neutral I The substrate wafer is immersed in an oxygen plasma and a negative dc bias is applied to it. The positive ions in the plasma are accelerated across the plasma sheath formed around the wafer and are implanted into the wafer. Since the whole wafer is implanted simultaneously, the implantation time is independent of the wafer size (Fig. 2) resulting in a high wafer throughput. The throughput advantage of SPIMOX with respect to the conventional SIMOX process becomes more pronounced for larger wafer diameters. Besides the higher throughput, the simplicity of implantation equipment also has a significant impact on the production cost of SPIMOX. The PI11 systems are simpler to construct and maintain compared to conventional implanters. The SO1 material produced by the SPIMOX process has been reported
This paper reports on the MOSFETs fabricated on the SPIMOX wafers and their characteristics. 
SO1 Substrate Fabrication
SPIMOX wafers were fabricated by PI11 in an oxygen plasma at 60 kV for 6 minutes with <loo> silicon wafers. The implantation rate was limited by the heat dissipation capacity of the wafer holder. The implanted wafers were capped with deposited oxide and nitride and annealed at 1325 "C for six hours in an argon ambient. The capping layers were necessary to protect the thin top silicon layer from oxidation during the high temperature annealing.
The SIMS profile of oxygen in the as-implanted and annealed samples are shown in Fig. 3 . It is seen that the oxygen concentration in the buried oxide (BOX) in the annealed sample is equal to the stoichiometric value. The crosssectional transmission electron microscope (XTEM) micrographs in Fig. 4 reveal the sharp silicon-BOX interface.
The high resolution XTEM shows the single crystalline nature of the top silicon layer. Optical Nanospec measurements reveal a silicon film thickness, T,,, of 50 nm and a BOX thickness, TBox, of 30 nm.
MOSFET on SPIMOX wafer
NMOS transistors were fabricated on the SPIMOX wafers with LOCOS isolation, n' poly gate and 6.5 nm gate oxide.
A, Transistor characteristics
The threshold voltage, V,, determined by extrapolation in the linear ZD-VG curve is found to be 0.27 V. The V, for a bulk transistor with the same To, and threshold-adjust implant dose The inversion charge for diffferent gate bias is determined from the channel-gate C-V measurements. From the ZD-VG curves in the linear region, and the inversion charge, the effective electron mobilities (CL,,) of the two devices are determined (Fig. 7) . The mobility is found to be 11% lower in the case of SPIMOX than in commercial SIMOX.
The thinner BOX and lower p,, in the SPIMOX wafer accounts for the lower drive current observed in Fig.6 . 
B. Effect of Back Gate Voltage
Bias is applied to the substrate as the back gate bias of the SO1 transistor. The drain current characteristics for different back gate bias with different front gate bias is shown in Fig.  8 . When the front channel is in accumulation, ( V, = -1 V and -0.5 V ) the back-gate is able to turn the drain current on above 0.62 V which is the back-gate threshold voltage.
Identical Z , is seen for V,= -1 V and V, = -0.5 V front gate voltage with the front gate voltage having no effect on the drain current. This is because of the screening effect of the accumulation charge at the front interface. On the other hand, the back gate voltage has no control over the drain current when the front channel is turned on with a high front-gate bias. All these are characteristics unique to SO1 devices. The variation of the front-gate threshold voltage with substrate bias is shown in Fig. 9 . The back-gate loses control of the front gate V, (saturating at 0.265 V) for large negative back gate bias when the back-channel is in accumulation. This too is a characteristic of SO1 devices.
SO1 devices were successfully demonstrated in SPIMOX substrate although the BOX was found to be relatively leaky.
C. Gate Oxide Characteristics
The 6.5 nm gate oxide in SPIMOX is leaky compared to commercial SIMOX. Constant current stress was done on the gate oxides (Fig. 10) . The voltage fluctuations observed during the stress probably indicates the presence of traps in the gate oxide in SPIMOX. A higher current is supported at a lower voltage in the leaky SPIMOX gate oxide compared to that in commercial SIMOX. Due to the leaky nature of the oxide, the charge to breakdown for the SPIMOX gate oxides (83 C cm") is higher than that for commercial SIMOX (0.3 C cm-').
D. S u~a c e Roughness
In order to understand the poor quality of the gate, the surface roughness of SPIMOX wafer was characterised with an atomic force microscope (AFM).
The RMS surface roughness is 2.7 nm (Fig. 11) . This is more than an order of magnitude larger than the surface roughness in commercial SIMOX which is 0.15 nm. Higher surface roughness is one of the causes for the poor gate oxide quality in SPIMOX. 
Conclusion
The fabrication and characteristics of MOSFETs in the potentially low-cost SPIMOX wafers has been reported. Reasonable transistor characteristics were obtained. The SPIMOX process, however, is not optimised and the material quality needs further improvement. The BOX can be made more robust and less leaky by increasing the oxygen dose.
The top silicon quality and surface roughness needs improvement to obtain improved gate oxide and oxide-silicon interface properties. This could be done by avoiding capping during the high temperature annealing for SO1 formation as this is know to create defects [4] . The final surface smoothness could be further improved with a light polish after the high-temperature anneal.
The current study shows the feasibility of producing low-cost and high-throughput good quality SO1 material with the SPIMOX process.
